For a low-power wireless communication, a fast-Fourier-transform (FFT) LSI for an orthogonal frequency division multiplexing (OFDM) system has been implemented with current-mode circuits. In this current-mode OFDM system, a voltage-current converter (VIC) should be designed with an operating frequency of more than 40 MHz, because the frequency bandwidth of the OFDM signal is recommended as 20 MHz in IEEE 802.11a. Moreover, the VIC should be designed with a small chip size, and a low-power consumption, assuming that the FFT LSI and a VIC are combined with a single chip. In this paper, the VIC was designed with the active chip size of 115 µm × 29.3 µm and implemented with a 0.35-µm CMOS process. The implemented IVC was measured to have a negligibly small dc current offset at an operating frequency of 120 MHz, and the power consumption was 1.32 mW at V dd = 3.3 V.
I. INTRODUCTION
As a promising technique, orthogonal frequency division multiplexing (OFDM) for achieving a high-speed data rate has been noticed in mobile wireless communication systems. In this OFDM system, the fast Fourier transform (FFT) LSI is one of the main devices for demodulating the OFDM signal [1, 2] . In IEEE802.11a [3] , it is recommended that the FFT LSI should be designed for 64-point FFT processing at 20 Mega samples per second. However, a digital signal processing (DSP) FFT LSI conventionally requires large power consumption of more than 100 mW [2] , which is a severe burden on a wireless mobile communication system. Therefore, a current-mode FFT LSI [4] has been implemented in order to reduce the power consumption of FFT processing LSI. In the current-mode FFT LSI, current mirror circuit is mainly used and applied with sampled or switched current (SI) types, and are generally implemented in a complementary metal-oxide semiconductor (CMOS) technology [5] , which is compatible with conventional digital signal processing (DSP). For example, the summation circuit can be designed with a simple current mirror with multiple wired-or input structure because the input node of a current mirror is a relatively low-impedance node and may be considered as a signal ground. The summation is carried out with added current quantities for a small calculation time. Moreover, * E-mail: kim12632@snut.ac.kr; Fax: +82-2-974-6123 † E-mail: chajs@snut.ac.kr the current-mode circuit has a feature, such as a constant power consumption that is independent of the operating frequency. Due to the simple summation circuit structure with a small calculation time, the power consumption of a FFT LSI is drastically reduced. Current-mode circuits with SI are utilized for sampling and memorizing of a current-mode signal. Figure 1 shows the operation of a current memory (CM) circuit with a SI technique. There are the sample operation mode, the hold and the output in the CM circuit, which can be realized with the switching operation of SW1, SW2 and SW3. The input current is memorized with the gate-source voltage by using the parasitic capacitor Cgs. The current-mode analog input signal as it stands is sampled and memorized with this CM. The sampled current signal is transmitted to another devices with the operation of SW3 in the output operation mode. The CM is mainly used for current signal sampling and memorizing. Figure 2 shows a block diagram adopting current-mode FFT LSI system, a serial-to-parallel converter (SPC) and a parallel-to-serial converter (PSC) with current memory (CM) circuits [4] . With the voltage-to-current converter (VIC), the baseband OFDM voltage signal is converted to an OFDM analog current signal. With the SPC, the OFDM current signal is sampled and memorized. When CMs are filled with the sampled current data, the sampled current signals are transmitted parallel to the current-mode FFT LSI. After the FFT computation, the parallel output signals are simultaneously transmitted to the PSC. With the operation of the PSC, the current-mode demodulated OFDM signal is transmitted to a current-to-voltage converter (IVC) in a regular sequence with digital control clocks. Figure 3 shows a chip photograph of the implemented 8-point current-mode FFT LSI using 0.8-µm CMOS process technology. We used the AMS (Austria Mikro Systeme, Austria) as a foundry and CMP (Circuits MultiProjects, France) as a broker. The current-mode FFT LSI was reported to have a lower power consumption of less than 20 mW [4] . The current-mode FFT LSI has a high potential of a low-power LSI and a low-power terminal application for a mobile wireless OFDM system. In wireless mobile communication requiring low-power consumption, the current-mode FFT LSI can be considered as a promising solution. Figure 4 shows the conventional VIC using operational amplifiers. We have used a conventional VIC with operational amplifiers in the application of the current-mode FFT LSI. We found that there are three problems: large power consumption because of the power dissipation of operational amplifiers, low frequency operation and a dc current offset between the conventional VIC and the 
current-mode FFT LSI.
The problem of the dc current offset is observed between the output of the VIC and the input of the current mirror on the condition of no input signal, which was generated by the finite output impedance of the operational amplifier in the conventional VIC and the nonzero input impedance of current mirror in the current-mode FFT LSI, resulting in signal processing errors [5] . The problem of the low frequency operation of the VIC was fatal problem in the current-mode FFT system. The system performance is under the control of the VIC accuracy, because the speed of FFT computation depends on the operating frequency of the VIC.
Therefore, the VIC should be designed with the operating frequency of more than 40 MHz, because IEEE 802.11a group recommended that the OFDM signal have the frequency bandwidth of 20 MHz. Moreover, assuming that the FFT LSI and a VIC are combined with a single chip, the VIC should be designed with a small chip size and a low-power consumption for a low-power OFDM system.
In this paper, a VIC is designed and implemented with a small chip size, low-power dissipation, the high operating frequency of more than 40 MHz, and the minimized dc current offset between the VIC and the current-mode FFT LSI.
II. PROPOSED VIC
For a wide input dynamic range and a low dc current offset between the current mirrors, we have used a high-swing cascode current mirror structure as shown as Fig. 5 [6] . Fig. 6 shows the simulated frequency characteristics for a high-swing cascode current mirror. The 3-dB frequency bandwidth is observed to be 700 MHz. It is found that a high swing cascade current mirror can be used at high frequency operation. As a simulation tool, the Cadence Analog Artist spectreS was used. The model transistor was the BSIM3 manufactured by Austria Mikro Systeme (AMS) using 0.35-µm CMOS process. Figure 7 shows the proposed VIC schematic. Basically, the schematic is designed with a current mirror structure because the current mirror circuits are mainly used in the current mode FFT LSI. The input stage of M1 and M2 is designed with MOS-source-coupled pairs with source degeneration. This source degeneration is used to robustly enhance the linearity of a differential pair at the cost of a reducing input voltage range. The output stage of M10, M12, M15, and M16 is designed with a high-swing cascoded current mirror structure to obtain the high output impedance. The dc current offset is generated with non-unity current transfer between the current mirrors due to the nonzero output conductance or the nonzero input resistance of current mirror. Using these output stage structures, the dc current offset between the VIC and the input of the current mirror is drastically reduced. The input voltages, V p and V n, are converted to the current in the input stages of M1 and M2. The converted currents are expressed with Eqs. of (1) and (2), where g m1 and g m2 represent the transonductance of transistors, M1 and M2, respectively
The converted currents, Id1 and Id2 are multiplied by the gate ratio k of the current mirror. The output current is obtained from the difference of Id1 and Id2 multiplied with the gate ratio of k. The output current of Iout can be approximately expressed as
where g m1 = g m2 = g m . Fig. 8 shows the simulated frequency characteristics for the propose VIC. To observe the ac characteristics of the VIC, we converted the output current to voltage. We found a 3-dB frequency bandwidth of 200 MHz Figure 9 shows the simulated linear output current characteristics. In the case of V n = 1.8 V, the output current linearly varies from -80 µA to 80 µA as function of the input voltage, V p. In the case of V p = V n = 1.8 V, V in = V p -V n =0, the dc current offset was observed to be as small as 0.22 µA from the simulation. The dc current offset is resulted from non-unity current transfer characteristics between current mirrors due to the nonzero output conductance or the nonzero input resistance of current mirror. The dc offset due to nonunity current transfer was rectified with improving the output resistance of the current mirror by using a highswing cascode stage. Figure 10 shows a chip photograph of the VIC implemented using 0.35-µm CMOS technology. The active chip size of the VIC was designed with 115 µm × 29.3 µm. We used AMS as a foundry and CMP (Circuits Multi-Projects, France) as a broker. Figure 11 shows the measured dc characteristics for the implemented VIC. The X axis is the variation of input voltage, V p and the Y axis the output current of Iout. In the case of no input condition, V in = V p -V n = 0, the dc current offset of the implemented VIC was much smaller than the simulated value of 0.22 µA. We found that the output current range varied linearly from -80 µA to +80 µA with V p. The power consumption was measured to be 1.32 mW at V dd = 3.3 V. Figure 12 shows the measurement scheme for the ac characteristics of the implemented VIC. To observe the output current as a voltage mode, the external resistor of 1 kΩ was inserted between the VIC and the current mirror. This scheme can be considered as a simple IVC. Fig.  13 shows the measured frequency characteristics. The 3-dB frequency bandwidth was measured to be 120 MHz. We found that the implemented VIC had a maximum operating frequency of 120 MHz.
III. MEASUREMENT RESULT

IV. CONCLUSION
0.35-µm CMOS-technology-based VIC was designed and implemented for the analog OFDM device. The measurements showed that the proposed VIC had a high potential of the low-power consumption, small chip size, high frequency operation and a negligibly small dc current offset. The proposed VIC holds promise for success as a single chip with a low power current-mode FFT LSI for an analog OFDM system.
